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ABSTRACT
The reconfigurability, energy-efficiency, and massive parallelism on
FPGAsmake them one of the best choices for implementing efficient
deep learning accelerators. However, state-of-art implementations
seldom consider the balance between high throughput of computa-
tion power and the ability of the memory subsystem to support it.
In this paper, we implement an accelerator on FPGA by combining
the sparse Winograd convolution, clusters of small-scale systolic
arrays, and a tailored memory layout design. We also provide an
analytical model analysis for the general Winograd convolution
algorithm as a design reference. Experimental results on VGG16
show that it achieves very high computational resource utilization,
20× ∼ 30× energy efficiency, and more than 5× speedup compared
with the dense implementation.
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1 INTRODUCTION
Convolutional neural network (CNN) is a class of deep learning
algorithms which has become dominant in various computer vi-
sion tasks [10, 18], so it is attracting research on acceleration for
computational and power efficiencies. The core computations in
the algorithm are convolution operations with multi-dimensional
data, e.g. 3-D feature maps (FM) and 4-D filters, which require
a high density of memory accesses and high throughput of the
computation engine. One research topic emerging in recent years
is to deploy the convolution operations onto FPGAs [6, 7, 9, 11],
since FPGAs consist of massive compute units, e.g. DSP blocks, and
storage elements interconnected by reconfigurable switch blocks.
The most recent works on systolic array-based FPGA accelerators
[3, 15] deliver significant performance improvement on the automa-
tion of high-level synthesis (HLS) design flow. Unlike the works
[5, 15], which first construct 2-D mesh architecture for systolic
array then let the loops of codes to fit on these arrays (bitstream
generated once), we recursively break the memory layout down
to small blocks then map these blocks onto small-scale systolic
arrays to perform multiplications of submatrices, and share these
submatrices among working arrays to reduce required memory
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bandwidth. Another performance improvement can be achieved
from algorithmic perspective by applying the Winograd transform.
This approach attracts more and more attention from researchers
since its first GPU implmentation [17]. Winograd CNN accelerators
on FPGAs are also well studied recently [1, 11]; however, the greater
volume after the Winograd transformation is stressing on FPGAs.
To handle this issue we adopt an efficient memory layout, adopt
the pruned Winograd weights [2] and their elaborate hardware,
and extend the computation into 3-D. Pruning neural networks
has been proven to greatly decrease both latency and energy con-
sumption for all range of devices [13]. The major contributions are
summarized in the following:
• Unified small-scale systolic arrays for bothWinograd
transform andmatrixmultiplications. Wemaximize the
reusability of the existing design, e.g. RTL, for multiple mod-
ules. These modules share common characteristics, like ma-
trix multiplication alike arithmetic operations.
• Efficient memory access layout.We employ a recursive
memory access pattern to increase locality of buffers. This
pattern significantly impacts the overall performance.
• Block-based sparsematrix compression.Weemploy this
compression technique to adopt the above mentioned recur-
sive memory layout.
• A comprehensive model analysis of Winograd convo-
lution.We propose an analytical model to investigate the
performance and energy consumption, and based on the
analysis we use the conclusion as our design guidance.
2 BACKGROUND
2.1 Spatial Convolution
The convolution layer in a feedforward pass takes C channels of
H ×W feature maps D as input, and convolve each of K filters
of dimension C × r × r with the input feature maps to produce K
output featre maps, Y, of dimension (H − r + 1) × (W − r + 1). Let s
be the stride and assume that the width and height of the filters are
the same, then the mathematical description of the convolution is
Yk,i, j =
C∑
t=1
r∑
p=1
r∑
q=1
Gk,t,p,q × Dt,i∗s+p, j∗s+q (1)
2.2 Winograd Algorithm
Winograd proposed an efficient algorithm for short convolutions
[20] in computing of finite impulse response (FIR) filters in the
signal processing field. [17] extends the Winograd algorithm to
convolutional neural networks on GPU and CPU.
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By applying Winograd transform to an r-tap FIR filter denoted
as F (m, r ), which computesm outputs with the filter size of r , the
number of multiplications is reduced fromm × r , if through the
spatial convolution, tom + r + 1.
2.2.1 1-D Winograd Convolution. Taking F (2, 3) as an example,
Winograd algorithmfirst transforms an input vectord = (d0,d1,d2,d3)
and filterд = (д0,д1,д2) into j = (j0, j1, j2, j3) andh = (h0,h1,h2,h3)
respectively through
j0 = d0 − d2, h0 = д0
j1 = d1 + d2, h1 =
д0 + д1 + д2
2
j2 = d2 − d1, h2 = д0 − д1 + д22
j3 = d1 − d3, h3 = д2
Next, element-wise multiplications are performed:
c0 = j0 × h0, c1 = j1 × h1, c2 = j2 × h2, c3 = j3 × h3 (2)
Finally, the output y = (y0,y1) can be generated via:
y0 = c0 + c1 + c2, y1 = c1 − c2 − c3 (3)
The matrix form of the above procedure can be written as y =
AT
[
(Gд) ⊙
(
BTd
)]
, where ⊙ represents element-wise multiplica-
tion and
AT =
[
1 1 1 0
0 1 −1 −1
]
G =

1 0 0
1
2
1
2
1
21
2 − 12 12
0 0 1
 B
T =

1 0 −1 0
0 1 1 0
0 −1 1 0
0 1 0 −1

The element-wise product in (2) requires m + r − 1 = 4 mul-
tiplications, whereas the direct method does m × r = 2 × 3 = 6
multiplications.
2.2.2 2-D Winograd Convolution. The 1-D Winograd algorithm
can be easily extended to 2-D or higher dimensional convolutions by
being nested with itself. 2-D Winograd algorithm F (m ×m, r × r )
can be formulated as follows,
Y = AT
[(
GдGT
)
⊙
(
BTdB
)]
A (4)
where d and д are tiles of input and the filter, having size of l × l
(l =m + r − 1) and r × r , respectively. The size of the output tile Y
ism ×m.
For larger input images, the Winograd transform is performed with
the overlapping of tiles, with overlapping size r − 1, along each
dimension. When applying Winograd algorithm to a convolution
layer of CNNs, the tiles along the channel dimension of this layer
can be fetched simultaneously and each of them is applied with (4).
3 ALGORITHM AND OPTIMIZATIONS
This section gives an overview of our algorithm and presents several
optimization methods. Fig. 1 shows the overview of our algorithm
which consists of three stages of the Winograd-based convolution:
input feature map and kernel transformations, matrix multiplica-
tions, and the inverse transformation of the output feature maps.
Figure 1: An overview of Winograd convolution layer.
These three stages form the pipeline of the data flow of our system
design.
3.1 Reduction to Matrix multiplication
By reformulating (4) with the augmentation on the channel dimen-
sion, filter k , tile coordinates (x˜ , y˜), and substitution of U = GдGT
and V = BTdB, we get
Yk, x˜,y˜ = AT
[
C∑
c=1
Uk,c ⊙ Vc, x˜,y˜
]
A (5)
The summation part inside the parenthesis of (5) can be disentan-
gled into (m + r − 1)2 individual multiplication of a matrix of size
(C × K) with another of size (C × ⌈H/m⌉ ⌈W /m⌉).
Mk, x˜,y˜ =
C∑
c=1
Uk,c ⊙ Vc, x˜,y˜
collapsing (x˜ , y˜) to b−−−−−−−−−−−−−−−−−−→(
i˜, j˜
)
of tile
M(i˜, j˜)(k,b) =
C∑
c=1
U
(i˜, j˜)
k,c V
(i˜, j˜)
c,b
Another benefit of this reformation into matrix multiplications
is that the number of inverse transforms has also been reduced
over C channels [17], since the factorization of inverse transform
along channels amortizes the cost.With this reformation, the matrix
multiplications are then efficiently implemented on FPGAs.
3.2 Matrix multiplications and memory access
patterns
As described in section 3.1, Winograd convolution can be computed
efficiently with matrix multiplications on GPUs or FPGA platforms.
To optimze the performance of matrix multiplication, we employ
the Z-Morton memory layout [8], which has been widely studied
for the Cache oblivious algorithms on multithreaded CPUs [8, 12]
and image processing on FPGAs [4]. This memory layout increases
both spatial and temporal locality of memory accesses of matrix
multiplication and arithmetic operations [8].
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Figure 2: Z-Morton memory layout for both dense and
sparsematrix [4, 8]: (a) the translation from logical layout to
physical layout, (b) the block-based compressed coordinates
(BCOO, l × l block and l = 4 for our design) for prunedWino-
grad weights
Algorithm 1 Divide and Conquer Matrix Multiplication
1: function recursive-matmult(A,B,C)
2: n = A.rows
3: if n == l then ▷ l is the smallest tiling size
4: c1,1 = a1,1 × b1,1 ▷ matrix multiply of l × l tiles
5: else
6: partition A, B, and C into tiles of size n2 × n2
7: C1,1 = recursive-matmult(A1,1,B1,1)
8: +recursive-matmult(A1,2,B2,1)
9: C1,2 = recursive-matmult(A1,1,B1,2)
10: +recursive-matmult(A1,2,B2,2)
11: C2,1 = recursive-matmult(A2,1,B1,1)
12: +recursive-matmult(A2,2,B2,1)
13: C2,2 = recursive-matmult(A2,1,B1,2)
14: +recursive-matmult(A2,2,B2,2)
15: end if
16: returnC
17: end function
Z-Morton uses a divide and conquer approach to access the mem-
ory as in Fig. 2 (a). It is actually derived from the recursive matrix
multiplication described in Algorithm 1. Compared with Strassen’s
algorithm, the latter is not cache-friendly in real situations, whereas
the former can provide notable improvement in performance [12].
Note, instead of implementing the algorithm exactly, we unrolled
memory access order to reorganize the memory layout.
The physical memory layout in FPGAs is essentially linear, Fig 2
(a) also provides an example of translating the logical block address
to physical block address. As shown in Fig. 2 (a), the address trans-
lation is easily implemented with LUTs in FPGAs by interleaving
the bits of the logical column and row addresses to generate the
physical address of a block.
3.3 Pruned Winograd weights and memory
access patterns
After pruning the Winograd weights, we store them in a block-
based sparse coordinates format (BCOO)–only those 4 × 4 blocks
containing nonzeros will be compressed and stored. Fig. 2 (b) shows
an example where the block B5 is a 4 × 4 tile, and it has 3 nonzeros.
The information of these nonzeros are stored into vectors BN , BI ,
AI , AJ , and AN . BN contains the block number for each block in
memory layout, e.g. 5 for B5. BI is the list of starting indices of
each block within the other three arrays, e.g. i5 of BI refers to the
starting index in AI , AJ , and AN of information corresponding to
B5. Elements in AI and AJ represent the row and column number
of the nonzeros in its own block, respectively, and AN stores the
value of the corresponding nonzero. For B5, the values of nonzeros
are b0,0, b1,2, and b3,1, the corresponding column numbers are 0,
2, 1 and row numbers are 0, 1, 3 in AJ and AI , respectively. The
compressed blocks are still fetched following the order determined
by Z-Morton layout.
4 ARCHITECTURE DESIGN
This section discusses our implementation of accelerator for Wino-
grad convolution. The most time-consuming parts in the compu-
tation pipeline are the Winograd transform for feature maps and
matrix multiplications. In our design, we propose using unified
small-scale systolic arrays, of size l × l (l =m + r − 1), for both
these arithmetic operations.
4.1 Winograd transform by Systolic Arrays
Recall the 2-D Winograd transform nesting 2 transform matrices,
BT ·D ·B. Instead of directly computing BT ·D ·B, we change it into
Figure 3: Small-scale Systolic Arrays for Winograd Trans-
form(
DT · B
)T · B. Thus, we let transform matrix B be stationary inside
the systolic arrays. In the first iteration 1 of the Fig. 3 DT passes
through systolic arrays to operate with B and the output is P =(
C + DT · B
)T
(no additional transpose needed). This intermediate
result
(
DT · B
)T
feeds back to systolic arrays as "new DT " in the
second iteration 2 . Then P ′ = C ′+P ·B =
(
DT · B
)T ·B = BT ·D ·B
is the final resutl. Note that C and C′ are zero-matrices and there
is no multiplication occured inside these systolic arrays–the value
of elements of B is just used to control the adder–such as, "1" for
addition, "-1" for subtraction, and "0" for passing by the data to next
processing element (PE) inside its systolic array.
The data sharing is through the overlapping of tiles, which has
been described in section 2.2.2. Fig. 3 illustrates that (m + r − 1)
wide data stream into each systolic array, and among these data,
(r − 1) of them travel through the current systolic array and are for-
warded to the next systolic array at the same direction. The output
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Figure 4: Systolic Arrays for Algorithm 1: (a) the original de-
sign for dense case, (b)modified architecture for sparse case
is streamed out in the orthogonal direction after two iterations as
stated previously, and is transfered into shift-registers for scattering
into matrices.
4.2 Matrix Multiplication by Systolic Arrays
To perform the recursive matrix multiplication Algorithm 1 with
hardware, we conceive the cluster of small-scale systolic arrays.
Each cluster consists of 4 l ×l systolic arrays (l = 4 for our case) and
a set of shared circular FIFO built by shift-registers, shown in Fig. 4.
To understand how this cluster works, let us examine the example
from Fig. 2. By unrolling the recursive code given by Algorithm 1
and using the tiles of matrices organized by Z-Morton layout, we
calculate sub-matrixC0 by summing up the products of submatrices
A0 × B0 and A1 × B2,C4 by sum of A0 × B4 and A1 × B6, and so on.
C0 +=A0 × B0 + A1 × B2;
C4 +=A0 × B4 + A1 × B6;
C8 +=A8 × B0 + A9 × B2;
C12 +=A8 × B4 + A9 × B6;
· · ·
C0 +=A4 × B8 + A5 × B10;
C4 +=A4 × B12 + A5 × B14;
· · ·
As shown in Fig.4 (a), A0 is shared by northwest and southwest
systolic arrays, A8 is shared by northeast and southeast systolic
arrays, and so on. After the first iteration, the partial results of C0,
C4, C8, and C12 are produced and stored inside the corresponding
systolic arrays. In the second iteration, the blocks A1, A9, B4, and
B9 get into their corresponding systolic arrays and perform the
matrix multiplications, and their products are accumulated to the
partial results, which still stay in their systolic arrays from iteration
1. At iteration 3 the results of C0, C4, C8, and C12 are spilled out,
and systolic arrays continue to work on the partial results ofC1,C5,
C9, and C13. This procedure continues until all the submatrices are
calculated. Also the sharing of circular FIFOs reduces the memory
bandwidth requirement by 4 folds.
When the computation is comprised of sparse matrix multipli-
cations, we need some modifications on the cluster of systolic ar-
rays. First, each of the circular FIFOs which supply the compressed
Winograd weight blocks need to be equipped with a decompressor.
Second, the circular FIFOs for Winograd feature maps are virtually
split into two halves since some Winograd feature maps blocks are
no longer shared between the systolic arrays. The overall memory
access pattern is now determined by how the sparse blocks dis-
tributed in the memory layout. Take the sparse blocks B2 and B5
from Fig. 2 for example; now we notice that the computation of C0
becomes A1 × B2 only, C8 becomes A9 × B2, block B2 is still shared
by the products of submatrices C0 and C8.
4.3 Extends the computation into third
dimension
Figure 5: Extension of computation to 3-D dimension
Whenever the computation resource is available, we can extend
the computation into higher dimensions. As we have analyzed in
section 3.1, there are (m + r − 1)2 independent matrix multiplica-
tions, and they can be executed in parallel with several clusters of
systolic arrays as demonstrated in Fig. 5. With this enhencement,
the DSP utilization and throughput of the FPGA system are dramat-
ically improved. In our design, we organize the DSPs into 8 clusters
due to the limited amount of DSPs in our FPGA board.
4.4 Extension to other types of layers
In addition to convolution layers, fully-connected (FC) layers are
essentially computed through matrix multiplications. Therefore,
the techniques previously discussed can be also employed to FC
layers. ReLU layers and Max Pooling layers are easily implemented
by accompanying comparators to the output buffers.
5 DESIGN SPACE EXPLORATION
5.1 Model Analysis
A detailed study of the complexity of Winograd convolution is
conducted in the following subsections, it helps us to design an
optimzed accelerator for both dense and sparse cases.
5.1.1 Data Layout of Winograd transform. As previously men-
tioned, the input feature maps are fed in system in real-time. It’s
not convenient to prune them during the inference, and it will in-
crease the difficulty in system design. Moreover, the multiplication
of a sparse matrix with a dense one does not necessarily produce
another sparse matrix. In such case, our analysis keeps the same
characteristics of feature maps for both dense and sparse cases.
The volume of ith Winograd convolution layer Diwi , the volume of
corresponding Winograd weights Diwk (without pruning), and the
volume of the results Diwo before the inverse Winograd transform
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can be computed as
Diwi =
⌈
H
m
⌉
×
⌈
W
m
⌉
×C × l2 ≈
(
l
m
)2
× H ×W ×C (6)
Diwo =
⌈
H
m
⌉
×
⌈
W
m
⌉
× K × l2 ≈
(
l
m
)2
× H ×W × K (7)
Diwk = C × K × l2 (8)
The Winograd transform dilates both the input feature maps and
weights by a scale factor of
(
l
m
)2
, e.g. whenm takes value of 2 and
r of 3, the transformed feature maps and weights require roughly
1.78 times larger storage. The increased volume of the storage not
only affects the latency of computations due to the drastically slow
access speed, but also causes more energy consumption.
5.1.2 Arithmetic complexity. The arithmetic complexity greatly
depends on the data layout since the volume of feature maps and
weights decides howmuch data does the algorithm needs to process.
The number of multiplications performed byWinograd convolution
layer i is
MiW =
⌈
H
m
⌉
·
⌈
W
m
⌉
·C · K · l2 ≈ H ·W ·C · K ·
(
l
m
)2
The number of additions involved in matrix multiplications is
SiW =
⌈
H
m
⌉
·
⌈
W
m
⌉
· (C − 1) · K · l2 ≈ H ·W · (C − 1) · K ·
(
l
m
)2
The number of additions required by Winograd transforms are
SB and SA for
(
BTdB
)
and
(
AT
[Mk, x˜,y˜ ] A) respectively. In most
cases, Winograd transform matrices B and A are sparse, therefore,
(9) and (10) utilize the operator nnz (·) (number of nonzeros).
SiB = 2 ×
⌈
H
m
⌉
×
⌈
W
m
⌉
×C × K × l × [nnz (B) − l] (9)
SiA = 2 ×
⌈
H
m
⌉
×
⌈
W
m
⌉
×C × K × l × [nnz (A) −m] (10)
The Winograd weights are pre-calculated and stored in memory, so
the overhead of computing Winograd weights has not been taken
into account.
Figure 6: Data movement energy comparison among mem-
ory hierarchies [14]
5.1.3 Optimal Winograd transform and the corresponding "m" .
When the value of r is specified, e.g. r = 3 for every layer of VGG,
the value ofm is crucial for determining both the power consump-
tion and the arithmetic complexity. Furthermore, the calculation
of the optimal power consumption is straightforward, whereas the
optimal computation time is much more complicated to evaluate.
Since the degree of parallelism and the memory access patterns
are dynamic, these uncertain factors hinder accurate estimation
of optimal computation time in an obvious mathematical analysis.
Therefore, we focus on the analysis of achieving the optimal power
consumption as the reference.
As shown in Fig. 6, the energy consumption for local (e.g. buffers,
FIFOs) and external memory accesses are several times and orders
of magnitude higher than arithmetic operations, respectively [14].
Let us assume for the sake of simplicity that every storage ele-
ment in both local and external memory is accessed exactly once,
transformed feature maps are stored in local memory after Wino-
grad transform, and the Winograd weights are read from external
memory.
Let Eme and Eml be the unit energies consumed by an access
to the external memory and an access to the local memory, re-
spectively. Let Emul and Eadd be the unit energies consumed by
a multiplication operation and an addition operation, respectively.
Then the total energy consumption of layer i is
Eitot = Eml ·
(
Diwi + D
i
wo
)
+ Eme · Diwk+
Emul ·MiW + Eadd ·
(
SiW + S
i
B + S
i
A
)
Another fact derived by eq. (6) and (8) is that greaterm generates
less elements of the transformed feature maps but more elements
of the transformed weights. This fact indicates that the pruning of
Winograd weights is more efficient with greaterm.
After having given the above formulas and summarizations, we
conduct the analysis and experiments in section 6.2.
Table 1: number of parameters in each convolution layer of
different stages inVGG [19] afterWinograd transform (m=2)
Stage [19] # of Winograd neurons # of Winograd weights
Conv1 (×2) 12,845,056 65,536
Conv2 (×3) 6,422,528 262,144
Conv3 (×4) 3,211,264 1,048,576
Conv4 (×4) 1,605,632 4,194,304
Conv5 (×4) 401,408 4,194,304
Conv6 131,072 4,194,304
6 EXPERIMENTAL EVALUATION
VGG [19] is one of the most popular and mature deep learning
models which has been widely used in research and industry. In
this work, we use VGG16 for our analysis and experiments.
6.1 Experiment Setup
For the CNN model part, we set the input feature map size to
224×224×3, which are standard input dimensions for VGG pipeline.
Table 1 shows the number of neurons and weights of each layer
in different stages after the Winograd transform. For the hardware
part, we evaluate our design on an FPGA board, Xilinx Virtex Ul-
trascale XCVU095. Although it is not fabricated with the lastest
technologies, and equips only with a medium amount of DSPs
(768 DSPs), this configuration reveals better the performance gain
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than the lastest FPGAs since optimizations for FPGAs with scarce
computation power is more representative.
Figure 7: Energy consumption estimation and latency of
Winograd convolution
6.2 Experiment on energy consumption
analysis
Fig. 7 (a) plots the trendwhen differentm is applied. The simulations
run by synthesis tools show that the design with small values of
m normally consume less energy. In order to simplify our design,
we decide to usem = 2, which eventually affects the dimension
of our systolic arrays, tiling size, memory access patterns of our
accelerator design, and so on. Although the plot indicates thatm = 4
might be the optimal value for the energy consumption, we are
limited by other hardware resources in our FPGA system, but the
situation might be different if designing with a different FPGA
system. In Fig. 7 (b) we provide the latencies for the inference by
VGG with different configuration of m and sparsity ranging from
60% to 90%. For the best case, we achieve almost 5× speedup.
6.3 Results and analysis
Withm = 2, we get the synthesized result with the resource usage as
shown in Table 3. The end-to-end comparison with the state-of-art
CNN FPPGA accelerators is listed in Table 2. We achieve the highest
DSP usage and power efficiency. Due to time limitations, we only
test our design on a medium scale FPGA. In current design, we use
four 4×4 systolic arrays as one cluster for one matrix multiplication,
and stack 8 such clusters for eight matrix multiplications in parallel.
Meanwhile, 16 4×4 systolic arrays work on theWinograd transform.
In total, all 768 PEs are used. We will try to transfer our design to
the latest and most powerful FPGA board in the future, and the
performance will be improved further.
7 CONCLUSION
In this paper we propose a design with highly efficient recursive
memory access layout for both dense and sparse Winograd convo-
lutions, unified systolic arrays for both Winograd transforms and
matrix multiplications, and a three dimensional compute engine
for Winograd convolution. We also provide a comprehensive algo-
rithmic level analysis for the performance model of the Winograd
convolution. We achieve high computation power usage and high
power efficiency in our design. There are several aspects that we
can investigate further in the future. In particular, the automation
design flow will help a lot to reduce the burden of development.
And, the progress in memory technology is also a promissing so-
lution as more and more new FPGA architecture incorporate such
kind of brilliant concept.
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Table 2: Comparison with State-of-the-art implementations
Impl. FPGA’15 [6] FPGA’16 [7] FPGA’16 [9] DAC ’17 [15] our impl.
FPGA V7 VX485T Xilinx VC709 Stratix-V GSD8 Arria10 GT1150 V-Ultra XCVU095
Precision 32 bit float 16 bit fixed 8-16 bit fixed 32 bit float 8-16 bit fixed 8-16 bit fixed
Frequency (MHz) 100 200 120 221.65 231.85 150
Throughput (Gops/s) 61.6 354 47.5 460.5 1171.3 460.8/230.4(8 bit/16 bit fixed)
921.6 (projected,
8 bit fixed sparse)
DSP utilization 1120/1400 2833/3632 727/1963 1340/1523 1500/3046 (512+256)/768
Power efficiency (Gops/s/W) 3.31 14.22 1.84 25.78 55.9
Table 3: Resource usage
Resources LUTs FF BRAM DSP
Used 241,202 634,136 1,480 512 (arith.) + 256 (wino.)
Available[16] 537,600 1,057,200 1,728 768
Percentage 44.9% 60.8% 85.6% 67% + 33% =100%
